

Analog Integrated Circuits Design using the Inversion Coefficient

Preview Edition

Christian Enz (christian.enz@epfl.ch)

23.06.2026

Table of contents

Licensing	3
1 The Concept of inversion coefficient	4
1.1 Introduction	4
1.2 The G_m/I_D design methodology	4
1.2.1 The inversion coefficient	4
1.2.2 G_m/I_D or IC as main design parameter?	5
1.2.3 Specific current extractor	6
1.2.4 Ratio-based design	8
1.2.5 Circuit design and transistor sizing	8
1.3 Figures-of-merit (FoMs) as design guidelines	10
1.3.1 The transconductance efficiency G_m/I_D	11
1.3.2 The transit frequency F_t	13
1.3.3 The $G_m/I_D F_t$ FoM	16
1.3.4 The input-referred thermal noise resistance	20
1.3.5 The minimum noise factor	21
1.3.6 The Fano noise suppression factor	22

Licensing

This document is licensed under the [Creative Commons License CC BY-NC-SA](https://creativecommons.org/licenses/by-nc-sa/4.0/)



1 The Concept of inversion coefficient

1.1 Introduction

In this Chapter, we will show that the inversion coefficient IC can replace the old-fashioned overdrive voltage $V_G - V_{T0}$ or $V_{GS} - V_T$ as the main variable for sizing a given transistor according to some specifications. The overdrive voltage $V_G - V_{T0}$ works mostly in strong inversion, but is not very practical outside strong inversion because it becomes zero in moderate inversion or even negative in weak inversion. It is therefore better to use the inversion coefficient IC because it covers the whole operating range of a transistor in saturation, from weak to strong inversion through moderate inversion.

We will show that using the inversion coefficient allows to explore the design space for sizing a single transistor according to some specifications. It can also help exploring basic trade-offs and finding optimum operating point using appropriate figure-of-merits.

1.2 The G_m/I_D design methodology

1.2.1 The inversion coefficient

The optimization of analog circuit for low-power operation often leads to relations involving the G_m/I_D ratio. The G_m/I_D ratio is a figure-of-merit (FoM) which tells how much transconductance you get for a given current at a certain operating point characterized by the inversion coefficient IC . The G_m/I_D design methodology was therefore created for the design of ultra low-power analog circuits covering the whole range of bias ranging from weak inversion to strong inversion.

The G_m/I_D ratio can be used directly as the main design variable to set the operating point of a transistor. As discussed below, we prefer to use the inversion coefficient because it is proportional to the drain current in saturation as stated by its definition given by

$$IC \triangleq \frac{I_D|_{saturation}}{I_{spec}}, \quad (1.1)$$

where the specific current I_{spec} is defined as

$$I_{spec} \triangleq I_{spec\Box} \cdot \frac{W}{L}. \quad (1.2)$$

The specific current per square $I_{spec\Box}$ is an important process parameter defined as


$$I_{spec\Box} \triangleq 2n \cdot \mu \cdot C_{ox} \cdot U_T^2. \quad (1.3)$$

with $U_T \triangleq k_B T/q$ the thermodynamic voltage. Typical values of $I_{spec\Box}$ for a 28 nm bulk CMOS process are given in .


The different regions of operation can then be defined from the inversion coefficient as illustrated in Figure 1.1 and defined below

$$\begin{aligned} IC &\leq 0.1 && \text{weak inversion (WI),} \\ 0.1 &< IC &\leq 10 && \text{moderate inversion (MI),} \\ 10 &< IC && \text{strong inversion (SI).} \end{aligned} \quad (1.4)$$

For $IC < 1$, the transistor is in subthreshold.

Figure 1.1: Definition of the inversion coefficient IC .

1.2.2 G_m/I_D or IC as main design parameter?



(a) Design with a square law model (source: [1]).


(b) Design using the G_m/I_D approach (source: [1]).Figure 1.2: Traditional and G_m/I_D design flows [1].

Figure 1.2a shows the simplified design flow for analog circuits [1]. It starts with the circuit specifications, followed by some analysis to link the specs to the circuits parameters (currents, voltages, transconductances, etc. . .). The analysis is often carried using the simplistic quadratic strong inversion model to size the transistors and set the bias currents of the chosen circuit. Spice simulation are then performed which are often far from the desired specifications. The reason for this is that the simple quadratic model used in the preliminary analysis phase is a poor approximation of the model that is actually used in the simulator, leading to significant discrepancy between the initial hand calculations and the simulations.

As shown in Figure 1.2b, Jespers and Murmann are proposing to use directly the G_m/I_D variable as the main design parameter combined with look-up tables that are computed from the compact model available in the physical design kit (PDK) for a specific technology [1]. The hand calculations are then replaced by MatLab scripts to size the various transistors and set the bias currents of the designed circuit according to specs. In this way, the simulations results will be much closer to the results obtained from the calculation scripts.


Figure 1.3: The G_m/I_D versus IC plot without a normalized y-axis.

Figure 1.3 shows the G_m/I_D versus IC plot for a long-channel transistor without normalizing the y-axis which now appears in $1/V$. Contrary to the normalized version, G_m/I_D depends on the slope

1.2.3 Specific current extractor

$\beta_3 = K \beta_1$
 $\beta_5 = \beta_1$
 $\beta_2 = \beta_4 = \beta_6$

Figure 1.4: The Vittoz current reference [2].

Note that this current reference also works when M_1 and M_3 are biased in strong inversion.

where V_P and V_G are the pinch-off and gate voltages of M_1 and M_3 . Assuming that M_2 and M_4 are perfectly matched then $I_{D1} = I_{D3} = I_b$. Since M_3 is made K times larger than M_1 , $I_{spec3} = K \cdot I_{spec1}$.

$$K = e^{\frac{V_R}{U_T}}. \quad (1.7)$$
$$V_R = U_T \cdot \ln(K) \quad (1.8)$$
$$I_b = \frac{U_T}{R} \cdot \ln(K). \quad (1.9)$$

$\beta_3 = K \beta_1$
 $\beta_2 = \beta_4 = \beta_6 = \beta_8$
 $\beta_7 = A \beta_9$

$$I_{D7} = I_b = A \cdot I_{spec7} \cdot \left[\left(\frac{V_{P7}}{2U_T} \right)^2 - \left(\frac{V_{P7} - V_R}{2U_T} \right)^2 \right], \quad (1.10)$$

$$I_{D9} = I_b = I_{spec9} \cdot \left(\frac{V_{P7}}{2U_T} \right)^2. \quad (1.11)$$

$$I_b = I_{spec9} \cdot \left(\frac{A \ln(K)}{2} \right)^2 \cdot \left(1 + \sqrt{1 + \frac{1}{A}} \right)^2. \quad (1.12)$$
$$I_b \cong I_{spec9} \cdot [A \cdot \ln(K)]^2. \quad (1.13)$$
$$I_b \cong I_{spec7} \cdot A \cdot [\ln(K)]^2. \quad (1.14)$$

June 24, 2026

which is in weak inversion and saturation. This current reference enables to precisely set the inversion coefficient of any n-channel transistor by choosing an appropriate series and parallel combination of the reference transistor. Of course an additional p-channel current reference is needed for biasing p-channel transistors.

Note that for the reference current to become independent of the temperature would require the mobility to be inversely proportional to the square of the temperature to compensate for the U_T^2 term present in I_{spec} . Although mobility increases when reducing the temperature, it does not scale exactly as T^{-2} and therefore the reference current is slightly temperature dependent.

We will show in the next Section how this current reference can be used to bias a transistor of the same type at a given inversion coefficient.

1.2.4 Ratio-based design

Any n-channel transistor M_x can be operated at a given inversion coefficient IC_x by means of a weighted copy of the current I_b provided by the reference current circuit of Figure 1.5. For a transistor M_x that has to be biased in weak inversion, it is best to use transistor M_1 of the specific current extractor of Figure 1.5 as a reference transistor. The drain current of transistor M_x can be set to N times the bias current

$$I_x = N \cdot I_b \quad (1.15)$$

which can be written as

$$IC_x \cdot I_{specx} = N \cdot IC_1 \cdot I_{spec1} \quad (1.16)$$

hence

$$IC_x \cdot \frac{W_x}{L_x} = N \cdot IC_1 \cdot \frac{W_1}{L_1} \quad (1.17)$$

where W_x and L_x are the width and length of transistor M_x and IC_1 , W_1 and L_1 are the inversion coefficient, width and length of transistor M_1 of the specific current extractor of Figure 1.5. The transistor W/L ratio required to bias M_x at an inversion coefficient IC_x is then given by

$$\frac{W_x}{L_x} = N \cdot \frac{IC_1}{IC_x} \cdot \frac{W_1}{L_1}. \quad (1.18)$$

A similar rule applies for biasing a transistor more in strong inversion taking M_7 as the reference transistor. Note that this biasing technique is *independent of the particular value of the threshold voltage* (as long as all the transistors remain in saturation).

1.2.5 Circuit design and transistor sizing

The designer needs to size each transistor of a chosen circuit in order to achieve the circuit specifications (gain, bandwidth, noise, linearity,...). Sizing each transistor actually means choosing its *operating point* which can be done by setting its inversion coefficient IC selecting the appropriate

- drain current I_D ,
- transistor width W and
- transistor length L .

The specifications for each device is often related to the gate transconductance G_m which is linked to IC and the W/L ratio by

$$G_m = \frac{G_{ms}}{n} = \frac{G_{spec}}{n} \cdot g_{ms}(IC) = \frac{I_{spec}}{n U_T} \cdot g_{ms}(IC) = \frac{I_{spec\Box}}{n U_T} \cdot \frac{W}{L} \cdot g_{ms}(IC) \quad (1.19)$$

where the normalized source transconductance including the effect of velocity saturation is given by (??) which is repeated here for convenience

$$g_{ms} = \frac{\sqrt{4IC + 1 + (\lambda_c IC)^2} - 1}{2 + \lambda_c^2 IC}.$$

A generic design flow based on the inversion coefficient can be sketched as follows:

1. Determine G_m from the design objectives (for example from the DC gain, bandwidth, gain-bandwidth product or thermal noise).
2. Pick IC
 - strong inversion with $IC > 10$ for high speed (high F_t) and high linearity, remembering that the maximum IC is limited by the available voltage headroom.
 - weak inversion with $IC < 0.1$ for low-power and low-voltage thanks to its minimum saturation voltage V_{DSsat} , but slow, large area and highly nonlinear.
 - moderate inversion with $0.1 \leq IC \leq 10$ as a good trade-off between speed, area and linearity. This is often a good starting point if it is not obvious to choose strong or weak inversion.
3. Pick L
 - Short channel for high speed (high F_t).
 - Non-minimum length as a good trade-off for avoiding degrading the intrinsic DC gain.
 - Long channel for high intrinsic gain.
4. Calculate $L_{eff} = L + \Delta L$ and $\lambda_c = L_{sat}/L_{eff}$ to determine G_m/I_D from IC according to

$$\frac{g_{ms}}{i_d} = \frac{G_{ms} \cdot U_T}{I_D} = \frac{G_m \cdot n U_T}{I_D} = \frac{\sqrt{4IC + 1 + (\lambda_c IC)^2} - 1}{IC (2 + \lambda_c^2 IC)}$$

5. Determine I_D from G_m/I_D and target G_m according to

$$I_D = \frac{G_m \cdot n \cdot U_T}{g_{ms}/i_d}.$$

6. Determine I_{spec} from IC and I_D according to

$$I_{spec} = \frac{I_D}{IC}.$$

7. Determine W/L from I_{spec} according to

$$W_{overL} = \frac{W_{eff}}{L_{eff}} = \frac{I_{spec}}{I_{spec\Box}}.$$

8. Determine W from L

$$W_{eff} = W_{overL} \cdot L_{eff}$$

and $W = W_{eff} - \Delta W$.

i Note

Parameter ΔW and ΔL are process parameters used to calculate the *effective width* W_{eff} and *effective length* L_{eff} according to

$$\begin{aligned} W_{eff} &= W + \Delta W, \\ L_{eff} &= L + \Delta L. \end{aligned}$$

Note that ΔL is usually negative meaning that the effective length L_{eff} is smaller than the

drawn length L . The effective width W_{eff} can be smaller or larger than the drawn width W depending on the type of transistor and technology.

An alternative design flow is presented below in the case both the current I_D and transconductance G_m are imposed.

1. We first calculate the G_m/I_D ratio with

$$\frac{g_{ms}}{i_d} = \frac{G_{ms} \cdot U_T}{I_D} = \frac{G_m \cdot n U_T}{I_D}.$$

2. Neglecting velocity saturation, we can then derive IC as

$$IC = \frac{1 - g_{ms}/i_d}{g_{ms}/i_d}.$$

3. Determine I_{spec} from IC and I_D according to

$$I_{spec} = \frac{I_D}{IC}.$$

4. Determine W/L from I_{spec} according to

$$W_{overL} = \frac{W_{eff}}{L_{eff}} = \frac{I_{spec}}{I_{spec\Box}}.$$

5. Pick L

- Short channel for high speed (high F_t).
- Non-minimum length as good trade-off.
- Long channel for high intrinsic gain.

6. Determine W from $L_{eff} = L + \Delta L$

$$W_{eff} = W_{overL} \cdot L_{eff}$$

and finally the drawn width $W = W_{eff} + \Delta W$.

The above sizing flows need then to be fine tuned by simulations.

We now will show how we can use figures-of-merit to explore different trade-offs for finding the optimum operating point or inversion coefficient.

1.3 Figures-of-merit (FoMs) as design guidelines

Figures-of-merit (FoMs) can guide the designer in the design space to converge to an optimum solution. There many FoMs that can be defined for a single transistor, including:

- The *current efficiency* G_m/I_D stating how much transconductance you get for a given current.
- The *transit frequency* $F_t = G_m/(2\pi C_G)$, evaluating the maximum frequency above which there is no more gain.
- The *intrinsic gain* or *self gain* G_m/G_{ds} giving the transistor DC voltage gain.
- The *thermal noise excess factor* $\gamma_n = G_m \cdot R_{minth}$ stating how much thermal noise you get for a given transconductance G_m .
- The *minimum noise factor* F_{min} , giving the minimum noise factor achievable under noise matching condition.

Other FoMs can be defined exploiting other trade-offs like for example the $G_m/I_D \cdot F_t$. We will examine each of these FoM below.




Figure 1.6: The current efficiency (or transconductance efficiency) G_m/I_D FoM versus the inversion coefficient IC .

1.3.1 The transconductance efficiency G_m/I_D

The transconductance efficiency G_m/I_D FoM is one of the most important performance metric for analog circuit design. It is a measure of how much transconductance is produced for a given bias current and is a function of IC only (eventually λ_c for short-channel devices). The transconductance efficiency (or its inverse) appears in many expressions related to the power optimization of analog circuits. Examples will be given in Chapter ???.

In the normalized form, the transconductance efficiency is defined as the ratio of the actual gate transconductance in saturation obtained at a given IC to the maximum transconductance $G_m = I_D/(nU_T)$ reached in weak inversion [7] [8]

$$\frac{g_{ms}}{IC} = \frac{G_m \cdot nU_T}{I_D} = \frac{\sqrt{4IC + 1 + (\lambda_c IC)^2} - 1}{IC \cdot (2 + \lambda_c^2 IC)} = \begin{cases} 1 & \text{WI and sat.} \\ \frac{1}{\lambda_c IC} & \text{SI and sat. (with VS).} \end{cases} \quad (1.20)$$

The expression in (1.20), which is continuous from weak to strong inversion and includes the effect of velocity saturation, is plotted in Figure 1.6. The figure shows the behavior of g_{ms}/IC for long-channel devices in which velocity saturation is absent which scales as $1/\sqrt{IC}$ in strong inversion (dashed blue curve). For short-channel devices subject to velocity saturation, the drain current becomes a linear function of the gate voltage, independent of the transistor length. Hence, the transconductance becomes independent of the current and of the length. Since G_m becomes independent of I_D or of IC , the G_m/I_D curve scales like $1/(\lambda_c IC)$ in strong inversion instead of $1/\sqrt{IC}$ when velocity saturation is absent. In essence, the effect of velocity saturation is to degrade the transconductance efficiency in strong inversion, meaning that more current is required to reach the same transconductance obtained without velocity saturation. Nevertheless, irrespective of the channel length, G_m/I_D remains invariant (i.e. $g_{ms}/IC = 1$) in weak inversion, since short-channel effects (SCE), including velocity saturation, have the same effect on G_m than on I_D simply because G_m is proportional to I_D in weak inversion.

The current efficiency G_m/I_D FoM has been measured on n-channel transistors from a 40 nm bulk CMOS and is represented in normalized for in Figure 1.7. Figure 1.7a compares the measured G_m/I_D FoM of a wide and long channel device ($L = 2 \mu m$) (red circles) to the analytical expression (black line) and to the simulation results from the BSIM-bulk compact model (dashed blue line). We see that the simple model without velocity saturation ($\lambda_c = 0$) perfectly matches the measured data and the simulations over 5 decades of inversion coefficient. Figure 1.7b shows the G_m/I_D measured on a wide and short device ($L = 40 nm$) which highlights the effect of velocity saturation in strong inversion where the G_m/I_D decreases as $1/(\lambda_c IC)$. The simple expression of the normalized G_m/I_D fits the data very well for $\lambda_c = 0.5$. This value is extracted from the inversion coefficient corresponding to the intersection of the $1/(\lambda_c IC)$ asymptote and the horizontal unity line.




Figure 1.7: The normalized current efficiency G_m/I_D FoM versus the inversion coefficient IC measured on nMOS transistors from a 40 nm bulk CMOS process.




Figure 1.8: The normalized current efficiency G_m/I_D FoM versus the inversion coefficient IC measured on nMOS transistors from a 40 nm bulk CMOS process.

Figure 1.8 shows measurements of the G_m/I_D FoM made on NMOS devices from a 28 nm bulk CMOS technology. Figure 1.8a corresponds to a wide and long channel ($L = 1.8 \mu m$), whereas Figure 1.8b corresponds to a wide and short channel transistor ($L = 31 nm$). We again see a very good match between the simple model and the measurements. We also see that as expected, the parameter λ_c has increased to 0.65 compared to 0.5 for the 40 nm devices.

1.3.2 The transit frequency F_t




Figure 1.9: Definition of the transit frequency F_t .

As shown in Figure 1.9, the transit frequency F_t is defined from the small-signal current gain h_{21}

$$h_{21} \triangleq \left. \frac{I_2}{I_1} \right|_{V_2=0} = \frac{Y_{21}}{Y_{11}} = \frac{G_m - j\omega(C_m + C_{GD})}{j\omega C_G}, \quad (1.21)$$

where I_1 and I_2 are the small-signal currents at port 1 (gate) and port 2 (drain), respectively. C_G is the total capacitance seen at the gate, C_m is the gate transcapacitance and C_{GD} the gate-to-drain capacitance. For $\omega \ll G_m/(C_m + C_{GD})$, h_{21} can be approximated as

$$h_{21} \cong \frac{G_m}{j\omega C_G} = \frac{\omega_t}{j\omega}. \quad (1.22)$$

The transit frequency F_t is defined as the frequency at which the extrapolated small-signal current gain h_{21} of the transistor in CS configuration falls to unity [9]. F_t is a widely used metric for characterizing the high-frequency behavior of a MOSFET because many performance, such as the gain at RF and the minimum noise factor, are directly linked to F_t [9]. A good approximation of F_t is given by [9] [10]

$$F_t = \frac{\omega_t}{2\pi} = \frac{1}{2\pi} \cdot \frac{G_m}{C_G} \quad (1.23)$$

where the total gate capacitance $C_G = C_{Gi} + C_{Ge}$ can be split into the *intrinsic capacitance* C_{Gi} , which is linked to the mobile charges in the channel and the *extrinsic capacitance* C_{Ge} . The intrinsic gate capacitance is bias dependent and is therefore proportional to the total gate oxide capacitance $W \cdot L \cdot C_{ox}$.





Figure 1.10: The extrinsic gate capacitances made of the overlap capacitance C_{Go} and the fringing field capacitance C_{Gf} .

As shown in Figure 1.10, the extrinsic gate capacitance C_{Ge} is made of the *overlap capacitance* C_{Go} and the *fringing-field capacitance* C_{Gf} and scales with the transistor width W

$$C_{Ge} = C_{Go} + C_{Gf} = W \cdot C_{GeW}, \quad (1.24)$$

Figure 1.11: Definition of the specific transit frequency ω_{tspec} [7] [11].

where C_{GeW} is the total extrinsic capacitance per unit width.

Since both G_m and C_{Gi} are bias dependent, F_t is bias dependent too. Its variation with respect to IC is shown in Figure 1.11. In weak inversion, the mobile charges are few and the intrinsic gate capacitance is negligible compare to the extrinsic capacitance so that $C_G \cong C_{Ge}$. The bias dependence in weak inversion is therefore mostly coming from G_m . Since in weak inversion $G_m \propto I_D$ and hence $G_m \propto IC$, ω_t is therefore also proportional to IC .

The transit frequency can be written in terms of the inversion coefficient as

$$\omega_t = \frac{G_m}{C_G} = \frac{G_{spec}}{n \cdot W \cdot L \cdot C_{ox}} \cdot \frac{g_{ms}(IC)}{c_{Gi} + \frac{C_{Ge}}{W \cdot L \cdot C_{ox}}} \quad (1.25)$$

where the normalized source transconductance in saturation is given by

$$g_{ms}(IC) = \frac{\sqrt{4IC + 1 + (\lambda_c IC)^2} - 1}{2 + \lambda_c^2 IC} = \begin{cases} \frac{\sqrt{4IC+1}-1}{2} & \text{all regions without VS} \\ IC & \text{WI} \\ \sqrt{IC} & \text{SI without VS} \\ \frac{1}{\lambda_c} & \text{SI with VS } (\lambda_c \cdot IC \gg 1). \end{cases} \quad (1.26)$$

c_{Gi} is the normalized intrinsic gate capacitance, which in saturation is given by

$$c_{Gi} \triangleq \frac{C_{Gi}}{W \cdot L \cdot C_{ox}} = \begin{cases} 1 - \frac{1}{n} & \text{WI} \\ 1 - \frac{1}{3n} & \text{SI.} \end{cases} \quad (1.27)$$

Replacing G_{spec} in (1.25) results in

$$\omega_t = \omega_{spec} \cdot \frac{g_{ms}(IC)}{c_{Gi} + \frac{C_{Ge}}{W \cdot L \cdot C_{ox}}}, \quad (1.28)$$

where the *specific frequency* ω_{sec} is defined as

$$\omega_{spec} = \frac{2\mu \cdot U_T}{L^2}. \quad (1.29)$$

Note that ω_{sec} actually scales as $1/L^2$.

For short-channel devices, the gate capacitance is dominated by the extrinsic part and hence independent of IC

$$c_G \triangleq \frac{C_G}{W \cdot L \cdot C_{ox}} = c_{Gi} + \frac{C_{Ge}}{W \cdot L \cdot C_{ox}} \cong \frac{C_{Ge}}{W \cdot L \cdot C_{ox}} = \frac{C_{GeW}}{L \cdot C_{ox}}. \quad (1.30)$$

Introducing (1.30) into (1.28) results in

$$\omega_t \cong \omega_{spec} \cdot \frac{L \cdot C_{ox}}{C_{GeW}} \cdot g_{ms}(IC) = \frac{2\mu \cdot U_T}{L} \cdot \frac{C_{ox}}{C_{GeW}} \cdot g_{ms}(IC). \quad (1.31)$$

Equation (1.31) shows that when the extrinsic capacitance dominates the gate capacitance, the bias dependency of ω_t follows that of g_{ms} and ω_t only scales as $1/L$ compared to (1.28) which scales as $1/L^2$. This change of scaling with L was observed already in 1996 by Momose [12]. As shown in Figure 1.12, for $L > 250 \text{ nm}$, F_t scales as $1/L^2$ and for $L < 250 \text{ nm}$, F_t only scales as $1/L$. This is also observed in more recent technologies as shown in Figure 1.13 which presents the transit frequency measured on devices from a 45 nm and 32 nm bulk CMOS processes [13] [14]. Figure 1.13a shows that the transit frequency measured on a 45 nm bulk CMOS technology indeed scales as $1/L$. Figure 1.13b shows the transit frequency measured on a 32 nm bulk CMOS process versus the gate length which scales as $1/L^2$ above 180 nm and as $1/L$ below.






Figure 1.12: Scaling of the transit frequency (source: [12]).



(a) 45 nm technology (source: [13]).



(b) 32 nm technology (source: [14]).

Figure 1.13: Scaling of the transit frequency [13] [14].

Similarly to the G_m/I_D characteristic, ω_t can be normalized as shown in Figure 1.11 to the *specific transit frequency* ω_{t-spec} defined as the value of ω_t on the weak inversion asymptote corresponding to $IC = 1$ [7] [11]

$$\omega_{t-spec} \triangleq \omega_t|_{WI \text{ at } IC=1} = \frac{\omega_{spec}}{c_{Gi} + \frac{C_{Ge}}{W \cdot L \cdot C_{ox}}} \cong \frac{2\mu \cdot U_T}{L} \cdot \frac{C_{ox}}{C_{GeW}}. \quad (1.32)$$

In this way, the normalized transit frequency $\Omega_t \triangleq \omega_t/\omega_{tspec}$ turns out to be equal to g_{ms} which is given by (1.26). As illustrated in Figure 1.11, in strong inversion and under velocity saturation (i.e. for $1/\lambda_c^2 < IC$), ω_t (or Ω_t in normalized form) saturates to ω_{tspec}/λ_c (or $1/\lambda_c$ in normalized form). When increasing the channel length, i.e. for lower values of λ_c , the value of IC at which velocity saturation starts, moves to higher values and there is a region between $IC = 1$ and $IC = 1/\lambda_c^2$ where ω_t follows the strong inversion asymptote $\sqrt{IC}$.

Note that once the velocity saturation parameter λ_c is extracted from the G_m/I_D characteristic as described in [7], it is therefore easy to assess the peak ω_t for a given technology from ω_{tspec} . Indeed for short-channel devices $C_{Gi} \ll C_{Ge}$ and ω_{tspec} can be written as

$$\omega_{tspec} \cong \frac{I_{spec\Box}}{n U_T \cdot C_{GeW} \cdot L}. \quad (1.33)$$

The peak transit frequency is then given by

$$\omega_{tpeak} = \frac{\omega_{tspec}}{\lambda_c} \cong v_{sat} \cdot \frac{C_{ox}}{C_{GeW}}. \quad (1.34)$$

which shows that surprisingly ω_{tpeak} does not scale as $1/L$ anymore [7] [11]. This means that the only way to increase ω_{tpeak} is to increase C_{ox} but without increasing C_{GeW} [7] [11]. This observation could explain the recent slow-down of the peak transit frequency progression witnessed when FinFET were first introduced.





Figure 1.14: Transit frequency F_t versus the inversion coefficient measured on nMOS transistors from a 40 and 28 nm technologies.

Figure 1.14a and Figure 1.14b show the normalized F_t versus the inversion coefficient IC measured on nMOS transistors from a 40 nm and 28 nm bulk CMOS technology, respectively. The measurements are compared to the simple analytical expression (1.31). We see a very good match except at higher value of IC where the measurements tends to decrease. This is due to the fact that at such high IC the gate voltage is large and the transistor starts to leave saturation. Figure 1.14a also includes results obtained from simulations using the BSIM Bulk model (dashed blue line).

With specific transit frequencies $F_{t,spec} = 128.4 \text{ GHz}$ and 226.6 GHz and VS parameters $\lambda_c = 0.5$ and 0.65 , the peak transit frequency can be estimated to $F_{t,peak} \cong F_{t,spec}/\lambda_c = 263 \text{ GHz}$ and $F_{t,peak} \cong F_{t,spec}/\lambda_c = 340 \text{ GHz}$ for the 40 nm and 28 nm process, respectively.

1.3.3 The $G_m/I_D F_t$ FoM

It is sometimes useful to define FoM that are specific to the design of particular analog and RF circuits. If low-power is the objective they often contain the G_m/I_D and eventually some other FoMs. As an

Figure 1.15: The $G_m/I_D F_t$ FoM for low-power RF design.

example we will derive another FoM that has been successfully used for the design of low-power RF circuits [15] [16] [17] [8]. We will start from the common-source amplifier shown in Figure 1.15. The small-signal voltage gain A_v of this circuit is given by

$$A_v \triangleq \frac{\Delta V_D}{\Delta V_{in}} = -\frac{G_m}{G_{ds} + j\omega C_L}. \quad (1.35)$$

If we assume that the transistor needs to drive another stage which has the same input capacitance as the CS source (corresponding to a fan-out of 1) then $C_L = C_{GS}$. At frequencies higher than the cut-off frequency G_{ds}/C_L the voltage simplifies to

$$A_v \cong -\frac{G_m}{j\omega C_{GS}} = j\frac{\omega_u}{\omega}, \quad (1.36)$$

with $\omega_u = G_m/C_L = G_m/C_{GS} \cong \omega_t$. The unity gain frequency then corresponds approximately to the transistor transit frequency.

The noise factor neglecting the contribution from the current source is given by

$$F = 1 + \frac{\gamma_n}{G_m \cdot R_S}. \quad (1.37)$$

In a low-noise amplifier (LNA) such as the CS stage shown in Figure 1.15 we usually want to maximize the GBW and minimize the noise factor at a given current. To this purpose we can define the following FoM

$$FoM_{LNA} \triangleq \frac{\omega_u}{(F - 1) \cdot I_b} \quad (1.38)$$

Introducing (1.37) in (1.38) results in

$$FoM_{LNA} \cong \frac{R_S}{\gamma_n} \cdot \frac{G_m \cdot \omega_t}{I_b}. \quad (1.39)$$

If we ignore the dependence of γ_n to IC , we see that the defined FoM is proportional to $G_m \omega_t/I_D$ which depends on the inversion coefficient and can be defined as the new FoM to be optimized (actually maximized). The normalized $G_m \omega_t/I_D$ can be defined as

$$FoM_{RF} \triangleq \frac{g_{ms} \cdot \Omega_t}{IC} \quad (1.40)$$

where Ω_t is defined as

$$\Omega_t \triangleq \frac{\omega_t}{\omega_{t_{spec}}} = g_{ms}(IC). \quad (1.41)$$

Replacing Ω_t in (1.40) leads to

$$FoM_{RF} = \frac{g_{ms}^2}{IC} = \frac{1}{IC} \cdot \left(\frac{\sqrt{4IC + 1 + (\lambda_c IC)^2} - 1}{2 + \lambda_c^2 IC} \right)^2, \quad (1.42)$$

which has the following asymptotes

$$FoM_{RF} \cong \begin{cases} IC & \text{WI } (IC \ll 1) \\ 1 & \text{SI without VS } (IC \gg 1 \text{ and } \lambda_c = 0) \\ \frac{1}{\lambda_c^2 \cdot IC} & \text{SI with VS } (IC \gg 1 \text{ and } \lambda_c > 0). \end{cases} \quad (1.43)$$

Equation (1.42) is plotted versus the inversion coefficient in Figure 1.16.




Figure 1.16: The $G_m/I_D F_t$ FoM versus the inversion coefficient.

In weak inversion, $g_{ms} = IC$ and hence $FoM_{RF} = g_{ms}^2/IC = IC$ with or without velocity saturation. In strong inversion and without velocity saturation, $g_{ms} = \sqrt{IC}$ and hence FoM_{RF} tends to unity as shown by the dashed blue line in Figure 1.16. When velocity saturation is accounted for, $g_{ms} = 1/\lambda_c$ and hence $FoM_{RF} = g_{ms}^2/IC = 1/(\lambda_c^2 \cdot IC)$ and scales as $1/IC$. This means that when velocity saturation is present, FoM_{RF} reaches a maximum that is located in the moderate inversion region as shown in Figure 1.16. A good approximation for the optimum IC at which FoM_{RF} reaches a maximum is $IC_{opt} \cong 1/\lambda_c^{4/3}$.

This FoM_{RF} FoM has been validated on the same 40 and 28 nm bulk technologies. The results are shown in Figure 1.17 [11].




Figure 1.17: The $G_m/I_D F_t$ FoM versus IC measured on nMOS transistors from a 40 and 28 nm technologies [11].

Figure 1.17a shows the measurements made on an nMOS transistor from the same 40 nm bulk CMOS technology. We see that the analytical expression (1.42), which only depends on IC and the

velocity saturation parameter λ_c , is fitting the measurements very well despite its simplicity [11]. We also see that the simple analytical expression is close to the BSIM Bulk simulations. The maximum of the RF FoM FoM_{RF} is reached for $IC \cong 1/\lambda_c^{4/3} = 2.61$ which is in the moderate inversion region.

Figure 1.17b shows the FOM FoM_{RF} measured on an nMOS transistor from the same 28 nm bulk CMOS technology. We again see a very good fit between the simple analytical expression (1.42) and the measured data [11]. The maximum of FoM_{RF} is now reached for a slightly smaller inversion coefficient $IC \cong 1/\lambda_c^{4/3} = 1.77$ almost in the middle of the moderate inversion region.

Since all the FoM G_m/I_D , F_t and $G_m/I_D F_t$ depend on the same variable IC , they can be plotted together sharing the same x-axis as shown in Figure 1.18.




Figure 1.18: Combined figures-of-merit versus IC measured on nMOS transistors from a 40 and 28 nm bulk technologies [11].

Figure 1.18 nicely illustrates the trade-off between current efficiency represented by the normalized G_m/I_D FoM and the unity gain frequency (or gain-bandwidth product) represented by the transit frequency FoM. As we increase the inversion coefficient, we increase the transit frequency and hence the bandwidth at the cost of a lower current efficiency. The trade-off between the two is represented by fom_{rf} which turns out to be in the moderate inversion region.

Warning

It is important to mention that, although the FoM_{RF} FoM gives an optimum inversion coefficient at which FoM_{RF} reaches a maximum, it does not necessarily mean that all the individual specifications are reached. For example, as shown in [16], the noise figure is rather large. If it was set as a hard specification, the optimum inversion coefficient given by the maximum of FoM_{RF} would not satisfy a more constraining noise specs.

1.3.4 The input-referred thermal noise resistance

Another important specification that depends directly on the transconductance is the thermal noise. The input-referred thermal noise resistance of a simple CS stage is given by

$$R_{nt} = \frac{\gamma_n}{G_m} \quad (1.44)$$

or in normalized form

$$r_{nt} \triangleq G_{spec} \cdot R_{nt} = \frac{\gamma_n}{g_m} \quad (1.45)$$

where γ_n is the thermal noise excess factor. For a long-channel transistor in saturation, the thermal noise excess factor γ_n is given by

$$\gamma_n \cong \begin{cases} \frac{n}{2} & \text{WI} \\ \frac{2}{3} \cdot n & \text{SI.} \end{cases} \quad (1.46)$$

In RF circuit we often need to choose the minimum length and the we cannot ignore the effect of velocity saturation on the transconductance G_m but also on the thermal noise excess factor γ_n as shown by the measurements of γ_n versus IC shown in Figure 1.19.




Figure 1.19: The thermal noise excess factor versus the inversion coefficient for minimal length devices of various CMOS technologies.

Figure 1.19 shows that γ_n increases about linearly from its value in weak inversion. The slope is steeper as the technology is more advanced. γ_n can be modeled by the empirical model given by

$$\gamma_n = \gamma_{nwi} + \alpha_n \cdot IC, \quad (1.47)$$

where γ_{nwi} is the value of γ_n in weak inversion and parameter α_n depends λ_c according to

$$\alpha_n = \frac{n}{2} \cdot \lambda_c^2. \quad (1.48)$$

Theoretically $\gamma_{nwi} \cong n/2$ and $\alpha_n = n/2 \cdot \lambda_c^2$, but as shown in Figure 1.19, the values extracted from experimental data are closer to 1. γ_{nwi} is therefore used as a fitting parameter which is usually close to 1.

In weak inversion, $\gamma_n = \gamma_{nwi}$ and $g_m \cong IC/n$, results in

$$r_{nt,wi} \cong \frac{n \cdot \gamma_{nwi}}{IC} \propto \frac{1}{IC}, \quad (1.49)$$

which is inversely proportional to IC . In strong inversion, we have $\gamma_n \cong \alpha_n \cdot IC$ and $g_m \cong 1/(n\lambda_c)$ resulting in

$$r_{nt,si} \cong \alpha_n \cdot \lambda_c \cdot n \cdot IC = \frac{n^2}{2} \cdot \lambda_c^3 \cdot IC \propto IC \quad (1.50)$$

which is proportional to IC . r_{nt} should therefore reach a minimum in terms of IC . The optimum IC corresponding to the minimum r_{nt} can be approximated by equating $r_{nt,wi}$ and $r_{nt,si}$ and solving for IC resulting in

$$IC_{opt} \cong \sqrt{\frac{\gamma_{nwi}}{\alpha_n \cdot \lambda_c}} = \sqrt{\frac{2\gamma_{nwi}}{n \cdot \lambda_c^3}}. \quad (1.51)$$

The normalized input-referred thermal noise resistance r_{nt} is plotted versus the inversion coefficient IC in Figure 1.20 which shows a minimum in the upper side of moderate inversion with $r_{nt} \cong 1.178$ for $IC_{opt} \cong 8.913$.




Figure 1.20: Normalized input-referred thermal noise resistance versus the inversion coefficient.

Note that this minimum of γ_n/G_m is important when optimizing RF circuits such as low-noise amplifiers (LNAs). The input-referred noise resistance for a CS stage at RF is given by

$$R_n \cong \frac{\gamma_n}{G_m} + R_G, \quad (1.52)$$

where the gate resistance R_G directly adds to R_n . This input-referred noise resistance has been measured for a nMOS transistor from 40 nm bulk CMOS at two different RF frequencies of 10 and 14 GHz. The measured values normalized to 50 Ω are plotted versus the inversion coefficient IC in Figure 1.21 and compared to the result of the above model for the two measurement frequencies. The minimum of the input-referred noise resistance R_n occurs on the upper side of the moderate inversion at about $IC_{opt} \cong 10$. We see a good match between the model and the measurements in the region of the minimum input-referred thermal noise resistance. This means that the simple model versus IC presented above can capture the optimum inversion coefficient IC_{opt} to minimize the input-referred noise resistance R_n .

1.3.5 The minimum noise factor

Another FoM that is used in RF design is the minimum noise factor F_{min} or minimum noise figure $NF_{min} = 10 \log(F_{min})$. F_{min} represents the minimum noise factor (figure) that can be achieved at a given operating point under noise impedance matching conditions [9]. It can be shown that the actual noise factor of a CS transistor is given by [18] [9]

$$F = F_{min} + \frac{R_n}{G_s} \cdot \left[(G_s - G_{opt})^2 + (B_s - B_{opt})^2 \right], \quad (1.53)$$

where $G_s \triangleq \Re\{Y_s\}$ and $B_s \triangleq \Im\{Y_s\}$ are the real and imaginary parts of the source admittance Y_s . The noise factor is then characterised by four noise parameters, namely the minimum noise factor F_{min} , the input-referred noise resistance R_n (which is discussed in the previous Section), the optimum source




Figure 1.21: The input-referred noise resistance R_n normalized to $Z_0 = 50 \Omega$ versus the inversion coefficient IC measured on a NMOS transistor with minimum length from a 40 nm bulk CMOS technology.

conductance G_{opt} and susceptance B_{opt} . The noise factor reaches the minimum noise factor F_{min} for $G_s = G_{opt}$ and $B_s = B_{opt}$. This condition corresponds to *noise matching* which in general is different from the impedance matching condition required to transfer a maximum of power from the source to the load (the transistor input in this case).

It can be shown that the minimum noise factor is approximately given by [18] [9]

$$F_{min} \cong 1 + 2\omega C_{GS} \cdot \frac{\gamma_n}{G_m} \cdot \sqrt{\alpha_G + b_n}, \quad (1.54)$$

where $b_n \cong 2/(5n^2)$ and α_G is the thermal noise contribution of the gate resistance normalized to that of the channel

$$\alpha_G \triangleq \frac{G_m \cdot R_n}{\gamma_n}. \quad (1.55)$$

The minimum noise figure has been measured at different bias currents and at two frequencies 10 GHz and 14 GHz on a CS transistor with minimum length from a 40 nm bulk CMOS technology. The measurements are shown in Figure 1.22 and compared to the results obtained using (1.54). We see a minimum of the minimum noise figure that occurs about at the same inversion coefficient than the minimum of the input-referred noise resistance R_n presented in the previous Section. Again, we can observe a very good match between the measurements and the simple model particularly in the region of the minimum. The simple model proposed above can therefore predict the optimum inversion coefficient IC_{opt} for which the minimum noise figure reaches a minimum.

1.3.6 The Fano noise suppression factor

The *Fano noise suppression factor* F_a was introduced in the modeling chapter ???. It is defined as the ratio of the actual PSD of the white noise fluctuations in the drain current to the shot noise $2qI_D$ corresponding to the DC current

$$F_a \triangleq \frac{S_{\Delta I_D^2}}{2qI_D} = \frac{4k_B T \gamma_n G_m}{2qI_D} = \frac{2}{n} \cdot \gamma_n(IC) \cdot \frac{g_{ms}(IC)}{IC}. \quad (1.56)$$

From (1.56), we see that the Fano noise suppression factor is proportional to the product of the normalized G_m/I_D ratio and the thermal noise excess factor. For short-channel transistors we need to account for the dependence of γ_n on IC

$$\gamma_n = \gamma_{nwi} + \alpha_n \cdot IC, \quad (1.57)$$




Figure 1.22: Minimum noise figure NF_{min} versus the inversion coefficient IC measured at two different frequencies and compared to the simple model [18].

with $\gamma_{nwi} = n/2$ and $n/2 \cdot \lambda_c^2$. Replacing in (1.56) results in

$$F_a = (1 + \lambda_c^2 \cdot IC) \cdot \frac{g_{ms}(IC)}{IC} \cong \begin{cases} 1 & \text{WI } (IC \ll 1) \\ \lambda_c & \text{SI with VS } (IC \gg 1 \text{ and } \lambda_c > 0). \end{cases} \quad (1.58)$$

F_a is plotted in Figure 1.23 versus IC for various λ_c .




Figure 1.23: The Fano noise suppression factor versus inversion coefficient IC [19].

In weak inversion, $F_a \cong 1$, whereas in strong inversion, $F_a \cong \lambda_c$. This means that there is less noise suppression in strong inversion for a short-channel transistor compared to a long-channel transistor because of velocity saturation. This also means that in strong inversion under heavy velocity saturation, the PSD of the drain current fluctuations can be considered as shot noise with

$$S_{\Delta I_D^2} = \lambda_c \cdot 2qI_D. \quad (1.59)$$

The theoretical expression of the Fano noise factor given by (1.56) is compared to measurements made by Das on several technologies ranging from 180 nm down to 12 nm [20]. Notice how the measurements points move progressively from strong inversion to moderate inversion. This is due to voltage scaling which pushes the operating points towards moderate inversion.

This shows that the white noise PSD of the drain current fluctuations can be estimated using the Fano noise suppression factor given by (1.56) and the bias current I_D

$$S_{\Delta I_D^2} = F_a(IC) \cdot 2qI_D. \quad (1.60)$$




Figure 1.24: The Fano noise suppression factor versus inversion coefficient IC compared to data measured on various CMOS technologies [20] [19].

- [1] P. G. A. Jespers and B. Murmann, *Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables*. Cambridge: Cambridge University Press, 2017.
- [2] E. Vittoz and J. Fellrath, “CMOS analog integrated circuits based on weak inversion operations,” *Solid-State Circuits, IEEE Journal of*, vol. 12, no. 3, pp. 224–231, 1977.
- [3] H. J. Oguey and D. Aebischer, “CMOS current reference without resistance,” *Solid-State Circuits, IEEE Journal of*, vol. 32, no. 7, pp. 1132–1135, 1997.
- [4] C. C. Enz and E. A. Vittoz, “CMOS Low-power Analog Circuit Design,” in *Emerging technologies, tutorial for 1996 int. Symp. On circuits and systems*, R.Cavin and W.Liu, Eds., Piscataway: IEEE Service Center, 1996, pp. 79–133.
- [5] P. Heim and M. A. Jabri, “MOS cascode-mirror biasing circuit operating at any current level with minimal output saturation voltage,” *Electronics Letters*, vol. 31, no. 9, pp. 690–691, 1995.
- [6] P. Heim, S. R. Schultz, and M. A. Jabri, “Technology-independent biasing technique for CMOS analogue micropower implementations of neural networks,” in *Proc. Sixth australian conf. On neural networks*, Sydney, Australia, 1995, pp. 9–12.
- [7] C. Enz, F. Chicco, and A. Pezzotta, “Nanoscale MOSFET Modeling: Part 2: Using the Inversion Coefficient as the Primary Design Parameter,” *IEEE Solid-State Circuits Magazine*, vol. 9, no. 4, pp. 73–81, 2017.
- [8] A. Mangla, M. A. Chalkiadaki, F. Fadhuile, T. Taris, Y. Deval, and C. C. Enz, “Design Methodology for Ultra Low-power Analog Circuits Using Next Generation BSIM6 MOSFET Compact Model,” *Microelectronics Journal*, vol. 44, no. 7, pp. 570–575, 2013.
- [9] C. C. Enz and E. A. Vittoz, *Charge-Based MOS Transistor Modeling - The EKV Model for Low-Power and RF IC Design*, 1st ed. John Wiley, 2006.
- [10] M. A. Chalkiadaki and C. C. Enz, “RF Small-Signal and Noise Modeling Including Parameter Extraction of Nanoscale MOSFET From Weak to Strong Inversion,” *IEEE Trans. on Microwave Theory and Techniques*, vol. 63, no. 7, pp. 2173–2184, 2015.

- [11] C. Enz and M. A. Chalkiadaki, “Nanoscale MOSFET Modeling for Low-power RF Design Using the Inversion Coefficient,” in *2015 asia-pacific microwave conf. (APMC)*, 2015, pp. 1–3.
- [12] H. S. Momose *et al.*, “High-Frequency AC Characteristics of 1.5nm Gate Oxide MOSFETs,” in *Proc. Of the int. Electron devices meeting*, 1996, pp. 105–108.
- [13] L. Hongmei *et al.*, “Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process,” in *VLSI technology, 2007 IEEE symposium on*, 2007, pp. 56–57.
- [14] P. VanDerVoorn *et al.*, “A 32nm low power RF CMOS SOC technology featuring high-k/metal gate,” in *2010 symposium on VLSI technology*, 2010, pp. 137–138.
- [15] A. Shameli and P. Heydari, “Ultra-low power RFIC design using moderately inverted MOSFETs: an analytical/experimental study,” in *Radio frequency integrated circuits (RFIC) symposium, 2006 IEEE*, 2006, pp. 4 pp.
- [16] T. Taris, J. Begueret, and Y. Deval, “A 60 μ W LNA for 2.4 GHz wireless sensors network applications,” in *Radio frequency integrated circuits symposium (RFIC), 2011 IEEE*, 2011, pp. 1–4.
- [17] A. Mangla, C. C. Enz, and J. M. Sallese, “Figure-of-merit for Optimizing the Current-efficiency of Low-power RF Circuits,” in *Proc. Of the int. Conf. On mixed design of integrated circuits and systems (MIXDES)*, 2011, pp. 85–89.
- [18] C. Enz, “Simple Expression of the Thermal Noise Excess Factor for LNA Design,” in *2022 29th IEEE international conference on electronics, circuits and systems (ICECS)*, 2022, pp. 1–4.
- [19] C. Enz and H.-C. Han, “The Fano Noise Suppression Factor and the G_m/I_D FoM,” in *2023 IEEE international symposium on circuits and systems (ISCAS)*, May 2023, pp. 1–5.
- [20] S. Das, S. Raman, and J. C. Bardin, “Design and Implementation of a 3.9-to-5.3 GHz 65 nm Cryo-CMOS LNA with an Average Noise Temperature of 10.2K,” in *2022 IEEE/MTT-s international microwave symposium - IMS 2022*, 2022, pp. 719–722.